This paper addresses the development of behavioral macromodels of differential drivers for the 'assessment of signal integrity and electromagnetic compatibility effects in high-speed digital systems. The ohtained macromodek are readily implemented as SPICE-like subcircuts to be included in any circuit simulation environment. Accuracy and efficiency of macromodels are assessed by applying the proposed methodology to actual differential devices.
DEVICE AND MODEL STKlJCTUKE
The output buffers of LVDS drivers operate via current steering techniques, as shown in Fig. I . Two voltage controlled current source devices are used to provide the current sent to and drawn from resistor R, at receiver input terminals. When switches '4 are closed, i., is positive, whereas when switches B are closed i, is neeative and the voltage across receiver input terminals changes polarity. In actual applications, output buffers may contain matctung resistors across the output tcrminals and control subcircuits to ensure proper output current and voltage values over possible process, supply voltage and temperature variations (e.g.. see [9, IO, 1 I ] for possible implementations of coutrol circuits).
In tixed logic state, the ideal LVDS output buffer of Fig. I can be considered as a three-terminal circuit element characterized by constitutive relations ofthe form (which we call submodels) ( 1 1 where N and L denote the HIGH and LOW logic state, respectively, and the output currents are allowed to be functions of both voltapes to rake into account variants or the buffer basic scheme with internal resistor and control circuits. Ifusehl, the above constitutive relations can be expressed in terms of diffeRnt variables obtained as linear combinations of port voltages L '~ and I?. A typiclll set of alternative variabks are the Figure 1 : Generic structure of a LVDS driver aiid its relevant electric variables. common mode voltage 11, : = -" "~" ' ) and the differential voltage i ! , i = (01 -02). A complete macromodel describing state switching from steady state operation can be obtained by combining in a two-piece model the constitutive relations (, I I by means of time-varying weighting coefficients
where ii!,,~ and I L = 1:2 are the weighting coefficients accounting for logic state transitions. Representation ( 2 ) approximates the external device behavior including the information on state transitioiis without assumptions on the device internal structure. The problem is then to devise suitable relations for the submodels of I I), to estimate their parameters and estimate the weigthing coefficients of (2) .
A straightforward approach is to represent i , )~ and i n L by a sum of a static mapping and a (possibly nonlinear) relation taking into account dynainic effects, as discussed in [4] for the case of single-ended devices. As an example,
such a representation is of methods for estimating model parameters, model representations defined by nonlinear parametric relations can be el'feclively used for the dynamic terms in (3). A complete review of possible representation can be found in [6] For those devices with dynamic behavior dominated by linear capacitive effects, as in the example devices considered in the paper, the dynamic terms in ( 3 ) can be replaced by linear parametric models involving the derivative of port voltages ody, and funher simplified as follows.
It is worth noting that the model representatinn defined by equations (1241 is reminiscent of models based on simplified equivalent circuits (e.g., see [I21 and [5] '). Such a representation, however, is more general and does not significantly affect the complexity of the resulting macromodel. It approximates a port constitutive relation and includes both static and dynamic coupling effects between the terminal variables without any specific assumption on the internal structure of device. Equation 4 , has been written in terms of the equivalent capacitors CIH, C~H and C I~H as unknown variables of a parametric linear capacitive relation since this is the most common way for representing such a kind of behavior and can be replaced by an arbitrary nonlinear parametric model when this siniplified assumption is not met.
Both the static mapping and the dynamic part can be estimated from currents caused by suitable test sources connected to driver output terminals, like in Pig. 2 . The static mappings easily arise from steady state current values, whereas the dynamic parts can be estimated from suitable transient responses (e.g.. those caused by large fast variations of sources ofthe estimation setup of Fig. 2 ) . Of course, the terminal voltage variations applied by test sources should correspond to differential and common mode voltage variations within limits specified by the LVDS standard. Once suitable suhmodels are available for terminal currents in fixed logic states, the weighting coel'ficients of single up (0 1') and down (10 state transitions (basic weighting coefficients) can be obtainedvia linear inversionof(2) from voltage and current waveforms recorded during such transition events. Finally, for a specific logic activity ofthe device (e.g., a bit stream 01001101011. , . ),theweightingcoefficientsare obtained by generating a sequence in time by juxtaposition of the basic weiehting coefficients of up and down transitions.
AYPLICATION E-UMPLES
In this Section, the proposed modeling approach is demonstrated on two different devices defined by detailed transistorlevel models, which are assumed as the rt.ttlenc:e models here- HSPICE encrypted transistor-level model is available from the official wehsite www. fairchildsemi .corn. This device bahaves like a plain differential driver (see Fig. 1 ) without internal matching resistors or control mechanisms.
For the macromodel estimation, both the static and the dynamic parts of (4) are computed through the procedure discussed in the previous Section. As an example, Fig. 3 shows the static characteristic i 1~( / ? 1 ~ ~2~) . In order to facilitate the model implementation, the static characteristics i l~ and i l~. that are known as sets of sampled DC curves, are approximated by suitable analytical expressions (,i.e., sigmoidal expansions in this case [6, 7, 81') .
The estimation of the dynamic contribution is carried out by recastins 4 as a linear least square prohlem for { C I H . C~H , C I~H } and {CIL.C~,,CIU~,}. This is achieved by recording the device responses i l ( t ) and i.(t) while the driver is forced in the HIGH or LOW logic state and the terminals are connected to noise voltage sources as in Fig. 2 . In this example, independent gaussian noise sources with mean value equal to the nominal common mode voltage (e.g.. 1.25 V) and small/amplitude srandard deviation (e.g., 10 mV) are used. In addition, the linearity ofthe dynamic contribution has been verified by applying noisy signals with amplitude on the order of the full voltage swing of :3X1 mV specified by the LVDS In order to validate the macromodel, two different simulation test cases are considered. The first test circuit is composed of the modeled device driving a 60 51 differential resistor with a logic HIGH pulse. For this rest case, Fig. 4 
shows the reference and macromodel responses ofthe output terminal voltages u l ( t ) , u.(t) and ofthe differential voltage u d ( t ) .
The second test circuit is composed of the modeled de- Finally, macromodel efficiency is assessed by the C.PU-time The validationtest for this example is devised to highlight the differences introduced by the control mechanism and to assess the accuracy of the proposed model even for devices with enhanced features. The test circuit consists of the example driver forced in HIGH state and connected lo a differential load composed of a 100 Cl resistor in series with an independent voltage source. ' The voltage source produces a pulse with 0.5 V amplitude and 100 ps transitions. The common mode voltage U, and load current waveforms predicted by using the reference and the estimated models in such a test circuit are shown in Fig. 8 .
The good agreement of the curves confirms the ability of model (4) to describe differential drivers with control mechanism and highlights the importance oftaking into account the dependence ofthe modeled currents on both output voltages.
